SPECIFICATION



OF

ORGANIC LIGHT EMITTING DIODES MODULE

odel No. : UM	OH-846			
odel version:		0		
cument Revision :		0		
CU	STOMER	R APPROVED S	IGNATURE	
This specification pool	Lto be signed	by purchaser or custo	mor as a specification of	- products
production and deliver order for this model no acknowledged and acc U.R.T. Wang Georg	y from URT. b. will be treat tepted by pure U ge Tseng	Without signature of ed and considered that chaser or customer. NITED RADIA Angus Chiu	Sharon Tsai	omatically OGY CORPORAT Oct-04-2010
production and deliver order for this model no acknowledged and acc U.R.T. Wang Georg	y from URT. b. will be treat repted by pure U ge Tseng CKED	Without signature of ed and considered that chaser or customer. NITED RADIA Angus Chiu CHECKED	this specification , any post this specification is autout this specification is autout. NT TECHNOLO Sharon Tsai PREPARED	urchase omatically OGY CORPORAT
production and deliver order for this model no acknowledged and acc	ry from URT. b. will be treat cepted by pure	Without signature of ed and considered that chaser or customer.	this specification, any put at this specification is auto	urchase omatically

		Revision record	
Document	Model No.	Description	Revision
Revision	Version No.	Description	by
0	UMOH-8462N-O Version No. 0	3.12" PM OLED	H.F. Kuo Ken Liao 04-Oct-2010
U.R.	Revision 0;	UMOH-8462N-O Ver. 0 ; October-04-2010	Page: 2

CONTENTS:

No.	Item	Page
	BASIC SPECIFICATION	
1	1.1 Mechanical Specification	4
	1.2 Display Specification	4
	1.3 Outline Dimension	5
	1.4 Block Diagram	6
	1.5 Interface Pin	7~8
	ELECTRICAL CHARACTERISTICS	
2	2.1 Absolute Maximum Ratings	9
	2.2 DC Characteristics	10
	2.3 AC Characteristics	11~14
	2.4 Functional Specification	15~16
	OPTICAL CHARACTERISTICS	
3	3.1 Condition	17
	3.2 Definition of Optical Characteristics	18~19
4	RELIABILITY	20
		v
5	PRODUCT HANDING AND APPLICATION	21
6	DATECODE	22
_		22.24
7	PACKING & LOTNO	23~24
	ļ	
o	INCDECTION STANDADD	25, 29
8	INSPECTION STANDARD	25~28

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010

1. BASIC SPECIFICATION

1.1 Mechanical specifications

Items	Nominal Dimension	Unit
Dot Matrix	256 x 64	Pixel
Module Size (W x H x T)	88.00 x 27.80 x 2.00	mm.
Viewing Area (W×H)	78.78 x 21.18	mm.
Active Area (W x H)	76.78 x 19.18	mm.
Dot Pitch (W×H)	0.3 x 0.3	mm.
Dot Size (W×H)	0.28 x 0.28	mm.
Driving Method	1/64	Duty
Driver IC	SSD1322	-
Interface	8-bit 68XX/80XX Parallel, 4-wire SPI, 3-wire SPI	-
Driving IC Package	TCP	-
Module Weight	9.95	g

1.2 Display specification

Display	Descriptions	Note
LCD Type	3.12"OLED	-
LCD Mode	Passive Matrix Monochrome (Yellow)	-

1.3 Outline dimension Detail "A" Scale (10:1) Active Area 3.12" 256x 64 Pixels U.R.T. Page: Revision 0; UMOH-8462N-O Ver. 0; October-04-2010 **5**

1.4 Block diagram:



MCU Interface Selection: BS0 and BS1

Pins connected to MCU interface: D7~D0, E/RD#, R/W#, D/C#, CS#, and RES#

C1, C3, C5: 0.1 µF

C2, C4: 4.7µF

C6: 10µF

C7: 1µF

C8: 4.7uF / 25V Tantalum Capacitor

R1: $680k\Omega$, R1 = (Voltage at IREF – VSS) / IREF

R2: 50Ω , 1/4W

D1: ≈1.4V, 0.5W

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010

1.5 Interface pin:

Pin Number	Symbol	Туре	Function		
	NG		Reserved Pin (Supporting Pin)		
1, 30	N.C.	-	The supporting pins can reduce the influences from stresses on the function		
	(GND)		pins. These pins must be connected to external ground.		
			Ground of Logic Circuit		
2	VSS	P	This is a ground pin. It also acts as a reference for the logic pins. It must be		
			connected to external ground.		
			Power Supply for OEL Panel		
3, 29	VCC	P	These are the most positive voltage supply pin of the chip. They must be		
			connected to external source.		
	MOOM		oltage Output High Level for COM Signal		
4	VCOM	P	This pin is the input pin for the voltage output high level for COM signals. A		
	H		tantalum capacitor should be connected between this pin and VSS.		
			Ground of Analog Circuit		
5, 28	VLSS	P	These are the analog ground pins. They should be connected to VSS		
			externally.		
			Host Data Input/Output Bus		
			These pins are 8-bit bi-directional data bus to be connected to the		
6~13	D7~D0	I/O	microprocessor's data bus. When serial mode is selected, D1 will be the serial		
			data input SDIN and D0 will be the serial clock input SCLK.		
			Unused pins must be connected to VSS except for D2 in serial mode.		
			Read/Write Enable or Read		
			This pin is MCU interface input. When interfacing to a 68XX-series		
			microprocessor, this pin will be used as the Enable (E) signal. Read/write		
14	E/RD#	I	operation is initiated when this pin is pulled high and the CS# is pulled low.		
			When connecting to an 80XX-microprocessor, this pin receives the Read (RD#)		
			signal. Data read operation is initiated when this pin is pulled low and CS# is		
			pulled low. When serial mode is selected, this pin must be connected to VSS.		
			Read/Write Select or Write		
			This pin is MCU interface input. When interfacing to a 68XX-series		
			microprocessor, this pin will be used as Read/Write (R/W#) selection input.		
15	R/W#	I	Pull this pin to "High" for read mode and pull it to "Low" for write mode.		
			When 80XX interface mode is selected, this pin will be the Write (WR#) input.		
			Data write operation is initiated when this pin is pulled low and the CS# is		
			pulled low. When serial mode is selected, this pin must be connected to VSS.		

1.5 Interface Pin Connection:(continued)

Pin Number	Symbol	Туре	Function						
			Communicating Proto	col Sel	ect				
			These pins are MCU i	nterface	selection	input.	See th	e followii	ng table:
				BS0	BS1				
16	BS0		3-wire SPI	1	0				
17	BS1	I	4-wire SPI	0	0				
1	DSI		8-bit 68XX Parallel	1	1				
			8-bit 80XX Parallel	0	1				
			Data/Command Cont						
18	D/C#	I	This pin is Data/Con input at D7~D0 is tre input at D7~D0 will relationship to MC Characteristics Diagra	ated as be tran U inten	display d sferred t	ata. W	Vhen the	pin is pu dregister	ılled low, the For detail
19	CS#	I	Chip Select This pin is the chip select input. The chip is enabled for MCU						
			communication only when CS# is pulled low.						
20	RES#	I		Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed					
21	FR	0	Frame Frequency Trig This pin will send out Nothing should be con	a signal	that coul			-	
22	IREF	I	Current Reference for This pin is segment of between this pin and	r Bright current r	ness Adj eference	ıstmen pin. A	t A resisto	or should	
23	N.C.	-	Reserved Pin The N.C. pin between design.	ı functio	n pins ar	e reserv	ed for o	ompatible	e and flexible
24	VDDIO	P	Power Supply for I/O This pin is a power su or external source. When I/O signal pins should be connected to	ipply pii All I/O (BS0~I	signal sh 3S1, D0~	ould ha	we VIH	referenc	e to VDDIO.
25	VDD	P	Power Supply for Core This is a voltage supp of 2.4~2.6V) or regular connected between the	dy pin. ulated i	It can be nternally	from \	VCI. A	A capacit	_

1.5 Interface Pin Connection:(continued)

Pin Number	Symbol	I/O	Function
			Power Supply for Operation
26	VCI	_ n	This is a voltage supply pin. It must be
26	VCI	P	connected to external source & always be equal
			to or higher than VDD & VDDIO.
			Voltage Output Low Level for SEG Signal
			This is segment voltage reference pin.
27	7.707		When external VSL is not used, this pin should
27 VSL		P	be left open. When external VSL is used, this
			pin should connect with resistor and diode to
			ground.

2. ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Operation	$ m V_{CI}$	-0.3	4	V	1, 2
Supply Voltage for Logic	$ m V_{DD}$	-0.5	2.75	V	1, 2
Supply Voltage for I/O Pins	$ m V_{DDIO}$	-0.5	$\mathbf{V}_{ exttt{CI}}$	V	1, 2
Supply Voltage for Display	$ m V_{CC}$	-0.5	16	V	1, 2
Operating Current for $V_{ extsf{CC}}$	$\mathbf{I}_{\! ext{CC}}$	-	60	mA	1, 2
Operating Temperature	${ m T}_{ m OP}$	-40	85	°C	3
Storage Temperature	${ m T}_{ m STG}$	-40	90	°C	3
Life Time (80 cd/m²)		40,000	-	hour	4

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: $V_{CC} = 12V$, $T_a = 25$ °C, 50% Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

2.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Operation	V_{CI}		2.4	2.8	3.5	V
Supply Voltage for Logic	$ m V_{DD}$		2.4	2.5	2.6	V
Supply Voltage for I/O Pins	$ m V_{DDIO}$		1.65	1.8	V_{CI}	V
Supply Voltage for Display	$\mathbf{v}_{\mathtt{cc}}$	Note 5	11.5	12	12.5	V
High Level Input	$ m V_{IH}$		0100 V×8.0	-	$\mathbf{v}_{ exttt{DDIO}}$	V
Low Level Input	$V_{\rm IL}$		0	-	0.2×V _{DD10}	V
High Level Output	$ m V_{OH}$	$I_{\text{nut}} = 100 \mu A, 3.3 \text{MHz}$	0.00 V×0.0	-	$\mathbf{v}_{ exttt{DDIO}}$	V
Low Level Output	$ m V_{OL}$	I _{out} = 100μΑ, 3.3MHz	0	-	0.1×V ₀₀₁₀	V
Operating Current for $V_{ ext{CI}}$	\mathbf{I}_{CI}		-	180	300	μΑ
Operating Current for V	T	Note 6	-	28.1	35.1	mA
Operating Current for V _{CC}	\mathbf{I}_{CC}	Note 7	-	47.7	59.7	mA
Sleep Mode Current for V CI	I _{CI, SLEEP}		-	20	100	μΑ
Sleep Mode Current for V cc	$\mathbf{I}_{\! ext{CC,SLEEP}}$		-	2	10	μΑ

Note 5: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 6: V_{CI} = 2.8V, V_{CC} = 12V, 50% Display Area Turn on.

Note 7: V_{CI} = 2.8V, V_{CC} = 12V, 100% Display Area Turn on.

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010


^{*} Software configuration follows Section 4.4 Initialization.

2.3 AC Characteristics

2.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{ m cycle}$	Clock Cycle Time	300	-	ns
$t_{ m AS}$	Address Setup Time	10	-	ns
t_{AH}	Address Hold Time	0	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	ns
$t_{ m DHR}$	Read Data Hold Time	20	-	ns
t _{OH}	Output Disable Time	-	70	ns
$t_{ m ACC}$	Access Time	-	140	ns
DW	Chip Select Low Pulse Width (Read)	120		na
$\mathrm{PW}_{\mathrm{CSL}}$	Chip Select Low Pulse Width (Write)	60	-	ns
DW	Chip Select High Pulse Width (Read)	60		
$\mathrm{PW}_{\mathrm{CSH}}$	Chip Select High Pulse Width (Write)	60	-	ns
$t_{ m R}$	Rise Time	-	15	ns
$t_{\mathtt{F}}$	Fall Time	-	15	ns

* $(V_{DD} - V_{SS} = 2.4 \text{V to } 2.6 \text{V}, V_{DDIO} = 1.6 \text{V}, V_{CI} = 2.8 \text{V}, T_a = 25 ^{\circ}\text{C})$




U.R.T.

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010

2.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	ns
$t_{ m AS}$	Address Setup Time	10	-	ns
t _{AH}	Address Hold Time	0	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	ns
$t_{ m DHR}$	Read Data Hold Time	20	-	ns
t _{OH}	Output Disable Time	-	70	ns
$t_{ ext{ACC}}$	Access Time	-	140	ns
t_{PWLR}	Read Low Time	150	-	ns
t_{PWLW}	Write Low Time	60	-	ns
t_{PWHR}	Read High Time	60	-	ns
t _{PWHW}	Write High Time	60	-	ns
$t_{\mathtt{CS}}$	Chip Select Setup Time	0	-	ns
t _{CSH}	Chip Select Hold Time to Read Signal	0	-	ns
$t_{ m CSF}$	Chip Select Hold Time	20	-	ns
t_{R}	Rise Time	-	15	ns
$t_{\mathtt{F}}$	Fall Time	-	15	ns

^{* (}V_{DD} - V_{SS} = 2.4V to 2.6V, V_{DDIO} = 1.6V, V_{CI} = 2.8V, T_a = 25°C)




U.R.T.■

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010

${\bf 2.3.3~Serial~Interface~Timing~Characteristics (4 wire~SPI):}$

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	ns
$t_{ m AS}$	Address Setup Time	15	-	ns
t _{AH}	Address Hold Time	15	-	ns
$t_{ extsf{CSS}}$	Chip Select Setup Time	20	-	ns
$t_{ m CSH}$	Chip Select Hold Time	10	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	ns
t _{CLKL}	Clock Low Time	20	-	ns
t _{CLKH}	Clock High Time	20	-	ns
t_{R}	Rise Time	-	15	ns
$t_{\mathtt{F}}$	Fall Time	-	15	ns


^{*} $(V_{DD} - V_{SS} = 2.4 \text{V to } 2.6 \text{V}, V_{DDIO} = 1.6 \text{V}, V_{CI} = 2.8 \text{V}, T_a = 25 ^{\circ}\text{C})$



2.3.4 Serial Interface Timing Characteristics: (3-wire SPI):

Symbol	Description	Min	Max	Unit
$t_{ m cycle}$	Clock Cycle Time	100	-	ns
$t_{ m AS}$	Address Setup Time	15	-	ns
t_{AH}	Address Hold Time	15	-	ns
$t_{ extsf{CSS}}$	Chip Select Setup Time	20	-	ns
$t_{ extsf{CSH}}$	Chip Select Hold Time	10	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	ns
$t_{ ext{CLKL}}$	Clock Low Time	20	-	ns
t _{CLKH}	Clock High Time	20	-	ns
$t_{ m R}$	Rise Time	-	15	ns
$t_{\mathtt{F}}$	Fall Time	-	15	ns

^{* (}V_DD - V_SS = 2.4V to 2.6V, V_DDIO = 1.6V, V_CI = 2.8V, T_a = 25°C)



2.4 Functional Specification

2.4.1. Commands

Refer to the Technical Manual for the SSD1322


2.4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off.

It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


2.4.2.1 Power up Sequence:

- 1. Power up V_{CI} & V_{DDIO}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 100ms (When V_{CC} is stable)
- 7. Send Display on command



2.4.2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down $V_{\text{\footnotesize CC}}$
- 3. Delay 100ms $_{\text{VCC}}$ (When V_{CC} is reach 0 and panel $_{\text{VCI/VDDIO}}$ is completely discharges)
- 4. Power down V_{CI} & V_{DDIO}



Page:

15

2.4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:


- 1. Display is OFF
- 2. 480×128 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Display start line is set at display RAM address 0
- 5. Column address counter is set at 0
- 6. Normal scan direction of the COM outputs
- 7. Contrast control registers is set at 7Fh

____U.R.T.____

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010

2.4.4 Actual Application Example

Command usage and explanation of an actual example <Initialization>



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

3. OPTICAL CHARACTERISTICS

3.1 Characteristics

Electrical and Optical Characteristics


No.	Item	symb	ol / temp.	Min.	Тур.	Max.	Unit	Note
1	View Angle			>160	-	-	degree	3
2	Dark Room Contrast	Cr	25	ı	>2000:1	-	-	4
	Yellow x-code	Yx		0.47	0.50	0.53		
3	Yellow y-code	Yy		0.46	0.49	0.52		5
	Brightness	Y		60	80	-	cd/m ²	

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010

3.2 Definition of optical characteristics


Measurement condition:


Transmissive and Transflective type




PHOTAL LCD-5000

[Note 1] Definition of LCD Driving Vop and Waveform :







[Note 2] Definition of Response Time




[Note 3] Definition of Viewing Angle:

[Note 4] Definition of Contrast Ratio:







[Note 5] Definition of measurement of Color Chromaticity and Brightness



[Note 6] Definition of Brightness Uniformity



[Note 7] Definition of Measurement of Reflectance



Revision 0; UMOH-8462N-O Ver. 0; October-04-2010

4. RELIABILITY:

Item No	Items	Condition	
1	High temperature operating	85 , 200 hours	
2	Low temperature operating	-40 , 200 hours	
3	High temperature storage	90 , 200 hours	
4	Low temperature storage	-40 , 200 hours	
5	High temperature & humidity storage	60 , 90%RH, 100 hours	
6	Thermal Shock storage	-40 , 30min.<=> 90 , 30min. 10 Cycles	
7	Vibration test	10 => 55 => 10 => 55 => 10 Hz, within 1 minute Amplitude: 1.5mm. 15 minutes for each Direction (X,Y,Z)	
8	Drop test	Packed, 100CM free fall, 6 sides, 1 corner, 3edges	
9	Life time	50,000 hours 25 , 60%RH , specification condition driving	

- * One single product test for only one item.
- * Judgment after test: keep in room temperature for more than 2 hours.
 - Current consumption < 2 times of initial value
 - Contrast > 1/2 initial value
 - Function : work normally

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010

5. PRODUCT HANDLING AND APPLICATION

PRECAUTION FOR HANDLING OLED MODULE

The LCD module contains a C-MOS LSI. People who operate the OLED module should wear ESD protection eguipement to prevent ESD hurt on products.

Do not input any signal before power is turned on.

Do not take OLED module from its packaging bag until it is assembled.

Peel off the OLED module protective film slowly since static electricity may be generated.

Pay attention to the humidity of the work shop, 50~60%RH is satisfactory.

Use a non-leak iron for soldering OLED module.

Do not touch the display surface or connection terminals area with bare hands. Smudges on the display surface reduce the insulation between terminals.

Cautions for soldering to OLED module:

Condition for soldering I/O terminals:

Temperature at iron tip: 350 ± 15 .

Soldering time: 3~4sec./ terminals.

Type of solder: Eutectic solder(rosin flux filled).

PRECAUTION FOR STORING OLED MODULE

To avoid degradation of the device , do not store the module under the conditions of direct sunlight , high temperature or high humidity . Keep the module in bags designed to prevent static electricity charging under low temperature / normal humidity conditions(avoid high temperature / high humidity and low temperature below 0)

Never use the LCD , LCM under 45~Hz , the liquid crystal will decomposition and cause permently damage on display !!

USING ON MEDICAL CARE, SAFETY OR HAZARDOUS APPLICATION OR SYSTEM

For the application in medical care, safety and hazardous products or systems, an authorization from URT is required. URT will not responsible for any damage or loss which caused by the products without any authorization given by URT.

This product is not allowed to be designed and used for military application and/or purpose.

The delivery of this product to the countries and/or regions where the embargoes are imposed by U.N. is prohibited.

The application and delivery of this product must comply with Startegic High-Tech Commodities (SHTC) export control and the sales to the embargoed and/or sanctioned countries or regions are strictly prohibited.

U.R.T. Revision 0; UMOH-8462N-O Ver. 0; October-04-2010 Page: 21

6. DATE CODE OF PRODUCTS

Date code will be shown on each product :

$$YY \longrightarrow MM \longrightarrow DD - XXXX$$

Year Month Day - Production lots


Example: 090508 - 0003 ==> Year 2009, May., 08rd, Batch no.03

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010


Page:

22


7. PACKING



Packing tray must be stacked with alternated direction to each others. To tacks packing trays in same direction will cause product damaged.



Revision 0; UMOH-8462N-O Ver. 0; October-04-2010



8. INSPECTION STANDARD

8.1. QUALITY:

THE QUALITY OF GOODS SUPPLIED TO PURCHASER SHALL COME UP TO THE FOLLOWING STANDARD.

8.1.1. THE METHOD OF PRESERVING GOODS

AFTER DELIVERY OF GOODS FROM U.R.T. TO PURCHASER. PURCHASER SHALL CONTROL THE LCM AT -10 40 ,AND IT MIGHT BE DESIRABLE TO KEEP AT THE NORMAL ROOM TEMPERATURE AND HUMIDITY UNTIL INCOMING INSPECTION OR THROWING INTO PROCESS LINE.

8.1.2. INCOMING INSPECTION

(A) THE METHOD OF INSPECTION

IF PURCHASER MAKE AN INCOMING INSPECTION, A SAMPLING PLAN SHALL BE APPLIED ON THE CONDITION THAT QUALITY OF ONE DELIVERY SHALL BE REGARDED AS ONE LOT.

(B) THE STANDARD OF QUALITY

ISO-2859-1 (or MIL-STD-105E), LEVEL SINGLE PLAN.

CLASS	AQL(%)
CRITICAL	0.4 %
MAJOR	0.65 %
MINOR	1.5 %
TOTAL	1.5 %

EVERY ITEM SHALL BE INSPECTED ACCORDING TO THE CLASS.

(C) MEASURE

IF AS THE RESULT OF ABOVE RECEIVING INSPECTION, A LOT OUT IS DISCOVERED. PURCHASER SHALL BE INFORM SELLER OF IT WITHIN SEVEN DAYS. BUT FIRST SHIPMENT WITHIN FOURTEEN DAYS.

8.1.3. WARRANTY POLICY

U.R.T. WILL PROVIDE ONE-YEAR WARRANTY FOR THE PRODUCTS ONLY IF UNDER SPECIFICATION OPERATING CONDITIONS. U.R.T. WILL REPLACE NEW PRODUCTS FOR THESE DEFECT PRODUCTS WHICH UNDER WARRANTY PERIOD AND BELONG TO THE RESPONSIBILITY OF U.R.T.

8.2. CHECKING CONDITION

- **8.2.1.** CHECKING DIRECTION SHALL BE IN THE 45 DEGREE AREA TO FACE THE SAMPLE.
- **8.2.2.** CHECKER SHALL SEE OVER 30 cm. WITH BARE EYES FAR FROM SAMPLE AND USING 2 PCS. OF 20W FLUORESCENT LAMP.

Revision 0: UMOH-8462N-O Ver. 0: October-04-2010

Page:

25

8.3. INSPECTION PLAN:

CLASS	ITEM	JUDGEMENT	CLASS
	1. OUTSIDE AND INSIDE PACKAGE	"MODEL NO.", "LOT NO." AND "QUANTITY"	Minor
PACKING &		SHOULD INDICATE ON THE PACKAGE.	
INDICATE	2. MODEL MIXED AND QUANTITY	OTHER MODEL MIXEDREJECTED	Critical
		QUANTITY SHORT OR OVERREJECTED	
	3. PRODUCT INDICATION	"MODEL NO." SHOULD INDICATE ON	Major
		THE PRODUCT	
	4. DIMENSION,	ACCORDING TO SPECIFICATION OR	
ASSEMBLY	LCD GLASS SCRATCH	DRAWING.	Major
	AND SCRIBE DEFECT.		v
	5. VIEWING AREA	POLARIZER EDGE OR LCD'S SEALING LINE	Minor
		IS VISABLE IN THE VIEWING AREA	
		REJECTED	
	6. BLEMISH、BLACK SPOT、	ACCORDING TO STANDARD OF VISUAL	Minor
	WHITE SPOT IN THE LCD	INSPECTION (INSIDE VIEWING AREA)	
	AND LCD GLASS CRACKS	,	
	7. BLEMISH、BLACK SPOT	ACCORDING TO STANDARD OF VISUAL	Minor
APPEARANCE	WHITE SPOT AND SCRATCH	INSPECTION (INSIDE VIEWING AREA)	
	ON THE POLARIZER		
	8. BUBBLE IN POLARIZER	ACCORDING TO STANDARD OF VISUAL	Minor
		INSPECTION (INSIDE VIEWING AREA)	
	9. LCD'S RAINBOW COLOR	STRONG DEVIATION COLOR (OR NEWTON	
		RING) OF LCDREJECTED.	Minor
		OR ACCORDING TO LIMITED SAMPLE	1,11101
		(IF NEEDED, AND INSIDE VIEWING AREA)	
	10. ELECTRICAL AND OPTICAL	ACCORDING TO SPECIFICATION OR	Critical
	CHARACTERISTICS	DRAWING . (INSIDE VIEWING AREA)	Critical
	(CONTRAST, VOP,	Didivino . (INSIDE VIEWINO /INEXT)	
	CHROMATICITY ETC)		
ELECTRICAL	11.MISSING LINE	MISSING DOT, LINE, CHARACTER	Critical
ELLCTRICTL	111111111111111111111111111111111111111	REJECTED	Critical
	12.SHORT CIRCUIT、	NON DISPLAY、WRONG PATTERN	Critical
	WRONG PATTERN DISPLAY	DISPLAY, CURRENT CONSUMPTION	Citical
	WACHO LATILAN DISILAT	OUT OF SPECIFICATION REJECTED	
	13. PIN HOLE、PATTERN DEFORMITY	ACCORDING TO STANDARD OF VISUAL	Minor
	13.1 IN HOLE, TATTERN DEFORMITY	INSPECTION	IVIIIIOI

Revision 0; UMOH-8462N-O Ver. 0; October-04-2010

8.4. STANDARD OF VISUAL INSPECTION

NO.	CLASS	ITEM	JUDGEMENT
			(A) ROUND TYPE: unit : mm.
			DIAMETER (mm.) ACCEPTABLE Q'TY
		. BLEMISH、BLACK SPOT、	0.1 DISREGARD
8.4.1	MINOR	WHITE SPOT IN THE LCD.	0.1 < 0.2 2
			0.2 < 0.25 1
			0.25 < 0
		. BLEMISH、BLACK SPOT、	NOTE: =(LENGTH+WIDTH)/2
		WHITE SPOT AND SCRATCH	(B) LINER TYPE: unit : mm
		ON THE POLARIZER	LENGTH WIDTH ACCEPTABLE Q'TY
			W 0.03 DISREGARD
			L 5.0 0.03 < W 0.05 3
			L 5.0 0.05 < W 0.07
			0.07 < W FOLLOW ROUND TYPE
			unit : mm.
			DIAMETER ACCEPTABLE Q'TY
8.4.2	MINOR	BUBBLE IN POLARIZER	0.15 DISREGARD
			0.15 < 0.5 2
			0.5 <
			a unit : mm
8.4.3	MINOR	PIN HOLE 、	DIAMETER ACC. Q'TY
		PATTERN DEFORMITY	0.1 DISREGARI
			b 0.1 < 0.25 3
			0.25 < 0
			=(a+b)/2

NO.	CLASS	ITEM	JUDGEMENT	
8.4.4	MINOR	CHIPPING	S	Y > S REJ.
8.4.5	MINOR	CHIPPING	ST	X or Y > S REJ.
8.4.6	MAJOR	GLASS CRACK	T	Y > (1/2) T REJ.
8.4.7	MAJOR	SCRIBE DEFECT	$A_{\uparrow}^{\downarrow} = A_{\uparrow}$	 a> L/3 , A>1.5mm. REJ. B: ACCORDING TO DIMENSION
8.4.8	MINOR	CHIPPING (ON THE TERMINAL AREA)	T	= (x+y)/2 > 2.5 mm REJ.
8.4.9	MINOR	CHIPPING (ON THE TERMINAL SURFACE)	T Y	Y > (1/3) T REJ.
8.4.10	MINOR	CHIPPING	T Z	Y > T REJ.