# 4-Mbit (256K x 16) Static RAM 

## Features

- Pin- and function-compatible with CY7C1041CV33
- High speed
$-\mathrm{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- Low active power
- $I_{c c}=90 \mathrm{~mA} @ 10 \mathrm{~ns}$ (Industrial)
- Low CMOS standby power
$-I_{\mathrm{SB} 2}=10 \mathrm{~mA}$
- 2.0 V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ features
- Available in lead-free 48-ball VFBGA, 44-lead (400-mil) Molded SOJ and 44-pin TSOP II packages


## Functional Description ${ }^{[1]}$

The CY7C1041DV33 is a high-performance CMOS Static RAM organized as 256 K words by 16 bits. Writing to the device is accomplished by taking Chip Enable ( $\overline{\mathrm{CE}})$ and Write Enable (WE) inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from I/O pins ( $1 / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ ), is written into the location specified on the address pins $\left(\mathrm{A}_{0}-\mathrm{A}_{17}\right)$. If Byte HIGH Enable (BHE) is LOW, then data from I/O pins $\left(1 / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}\right)$ is written into the location specified on the address pins $\left(A_{0}-A_{17}\right)$.
Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte LOW Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$. If Byte HIGH Enable (BHE) is LOW, then data from memory will appear on $\mathrm{I} / \mathrm{O}_{8}$ to $\mathrm{I} / \mathrm{O}_{15}$. See the truth table at the back of this data sheet for a complete description of Read and Write modes.
The input/output pins $\left(1 / \mathrm{O}_{0}-1 / \mathrm{O}_{15}\right)$ are placed in a high-impedance state when the device is deselected ( $\overline{\mathrm{CE}}$ HIGH), the outputs are disabled ( $\overline{\mathrm{OE}}$ HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation ( $\overline{C E}$ LOW, and $\overline{W E}$ LOW).
The CY7C1041DV33 is available in a standard 44-pin 400 -mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout, as well as a 48-ball fine-pitch ball grid array (FBGA) package.

## Logic Block Diagram



## Note

1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com.

## Selection Guide

|  | $\mathbf{- 1 0}$ (Industrial) | $\mathbf{- 1 2}$ (Automotive) ${ }^{[2]}$ | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Access Time | 10 | 12 | ns |
| Maximum Operating Current | 90 | 95 | mA |
| Maximum CMOS Standby Current | 10 | 15 | mA |

## Pin Configurations



Note
2. Automotive product information is Preliminary.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperature with
Power Applied. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative $\mathrm{GND}^{[3]} \ldots .-0.3 \mathrm{~V}$ to +4.6 V
DC Voltage Applied to Outputs
in High-Z State ${ }^{[3]}$
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
DC Input Voltage ${ }^{[3]}$ $\qquad$ -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$

```
Current into Outputs (LOW)......................................... 20 mA
Static Discharge Voltage...........................................>2001V
(per MIL-STD-883, Method 3015)
Latch-up Current
\(>200 \mathrm{~mA}\)
```


## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {CC }}$ | Speed |
| :--- | :---: | :---: | :---: |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 10 ns |
| Automotive | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 12 ns |

DC Electrical Characteristics Over the Operating Range


Note
3. Minimum voltage is -2.0 V and $\mathrm{V}_{\mathrm{IH}}(\max )=\mathrm{V}_{\mathrm{CC}}+2 \mathrm{~V}$ for pulse durations of less than 20 ns .

## Capacitance ${ }^{[4]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ |  |  | 8 | pF |

Thermal Resistance ${ }^{[4]}$

| Parameter | Description | Test Conditions | FBGA Package | SOJ Package | TSOP II Package | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Theta_{J A}$ | Thermal Resistance (Junction to Ambient) | Still Air, soldered on a $3 \times 4.5$ inch, four-layer printed circuit board | 27.89 | 57.91 | 50.66 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{J C}$ | Thermal Resistance (Junction to Case) |  | 14.74 | 36.73 | 17.17 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## AC Test Loads and Waveforms ${ }^{[5]}$



[^0]AC Switching Characteristics Over the Operating Range ${ }^{[6]}$

| Parameter | Description | -10 (Industrial) |  | -12 (Automotive) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {power }}{ }^{[7]}$ | $\mathrm{V}_{\mathrm{CC}}$ (typical) to the first access | 100 |  | 100 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 5 |  | 6 | ns |
| tızoe | $\overline{\mathrm{OE}}$ LOW to Low-Z | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\text { OE }}$ HIGH to High-Z ${ }^{[8, ~ 9]}$ |  | 5 |  | 6 | ns |
| t LZCE | $\overline{\mathrm{CE}}$ LOW to Low-Z ${ }^{[9]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High-Z ${ }^{[8, ~ 9]}$ |  | 5 |  | 6 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-Down |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {DBE }}$ | Byte Enable to Data Valid |  | 5 |  | 6 | ns |
| t LZBE | Byte Enable to Low-Z | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZBE }}$ | Byte Disable to High-Z |  | 6 |  | 6 | ns |

## Notes

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. t $_{\text {POWER }}$ gives the minimum amount of time that the power supply should be at typical $\mathrm{V}_{\mathrm{CC}}$ values until the first memory access can be performed.
8. $t_{\text {HZOE }}, \mathrm{t}_{\text {HZCE }}, \mathrm{t}_{\text {HZBE }}$ and $\mathrm{t}_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.
9. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}, t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}, t_{\text {HZBE }}$ is less than $t_{\text {LZBE }}$, and $t_{\text {HZWE }}$ is less than $t_{\text {LZWE }}$ for any given device.

AC Switching Characteristics Over the Operating Range ${ }^{[6]}$ (continued)

| Parameter | Description | -10 (Industrial) |  | -12 (Automotive) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Write Cycle ${ }^{[10,11]}$ |  |  |  |  |  |  |
| twc | Write Cycle Time | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 7 |  | 8 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 7 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 7 |  | 8 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low-Z ${ }^{[9]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High-Z ${ }^{[8, ~ 9]}$ |  | 5 |  | 6 | ns |
| $\mathrm{t}_{\text {BW }}$ | Byte Enable to End of Write | 7 |  | 8 |  | ns |

Data Retention Characteristics Over the Operating Range

| Parameter | Description | Conditions ${ }^{[12]}$ |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DR }}$ | $\mathrm{V}_{\text {CC }}$ for Data Retention |  |  | 2.0 |  | V |
| ICCDR | Data Retention Current | $\begin{aligned} & V_{C C}=V_{D R}=2.0 V \\ & C E \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ | Ind'l |  | 10 | mA |
|  |  |  | Auto |  | 15 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[4]}$ | Chip Deselect to Data Retention Time |  |  | 0 |  | ns |
| $\mathrm{t}^{[13]}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}$ |  | ns |

## Data Retention Waveform



## Notes

10. The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
11. The minimum Write cycle time for Write Cycle No. 4 ( $\overline{\mathrm{WE}}$ controlled, $\overline{\mathrm{OE}} \mathrm{LOW}$ ) is the sum of $t_{H z W E}$ and $t_{S D}$
12. No input may exceed $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$
13. Full device operation requires linear $V_{C C}$ ramp from $V_{D R}$ to $V_{C C(m i n .)} \geq 50 \mu s$ or stable at $V_{C C}(\min ) \geq 50 \mu s$

## Switching Waveforms

## Read Cycle No. 1 ${ }^{[14,15]}$



Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[15,16]}$


## Notes

14. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{BHE}}$ and/or $\overline{\mathrm{BHE}}=\mathrm{V}_{\mathrm{IL}}$.
15. $\overline{\mathrm{WE}}$ is HIGH for Read cycle.
16. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

## Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled) ${ }^{[17,18]}$


## Notes

17. Data $I / O$ is high-impedance if $\overline{O E}$ or $\overline{B H E}$ and/or $\overline{B L E}=V_{I H}$.
18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

CY7C1041DV33

Switching Waveforms (continued)
Write Cycle No. 2 (BLE or BHE Controlled)


Write Cycle No. 3 ( $\overline{\text { WE }}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) ${ }^{[17,18]}$


Note
19. During this period the I/Os are in the output state and input signals should not be applied

## Switching Waveforms (continued)

Write Cycle No. 4 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ LOW)


## Truth Table

| $\overline{C E}$ | $\overline{\mathrm{OE}}$ | WE | BLE | $\overline{\text { BHE }}$ | $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | $\mathrm{I} / \mathrm{O}_{8}-1 / \mathrm{O}_{15}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High-Z | High-Z | Power-down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | L | H | L | L | Data Out | Data Out | Read All Bits | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | H | L | H | Data Out | High-Z | Read Lower Bits Only | Active ( $\mathrm{I}_{\mathrm{cc}}$ ) |
| L | L | H | H | L | High-Z | Data Out | Read Upper Bits Only | Active ( $\mathrm{I}_{\mathrm{cc}}$ ) |
| L | X | L | L | L | Data In | Data In | Write All Bits | Active ( $\mathrm{I}_{\mathrm{cc}}$ ) |
| L | X | L | L | H | Data In | High-Z | Write Lower Bits Only | Active ( $\mathrm{I}_{\mathrm{cc}}$ ) |
| L | X | L | H | L | High-Z | Data In | Write Upper Bits Only | Active ( $\mathrm{I}_{\mathrm{cc}}$ ) |
| L | H | H | X | X | High-Z | High-Z | Selected, Outputs Disabled | Active ( $\mathrm{I}_{\mathrm{cc}}$ ) |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :---: | :--- | :--- | :--- | :---: |
| 10 | CY7C1041DV33-10BVI | $51-85150$ | $48-$ ball VFBGA | Industrial |
|  | CY7C1041DV33-10BVXI |  | $48-$ ball VFBGA (Pb-Free) |  |
|  | CY7C1041DV33-10VXI | $51-85082$ | $44-$ lead (400-mil) Molded SOJ (Pb-Free) |  |
|  | CY7C1041DV33-10ZSXI | $51-85087$ | $44-$ pin TSOP II (Pb-Free) |  |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :---: | :--- | :--- | :--- | :---: |
| 12 | CY7C1041DV33-12BVXE | $51-85150$ | 48 -ball VFBGA (Pb-Free) | Automotive |
|  | CY7C1041DV33-12VXE | $51-85082$ | $44-$ lead (400-mil) Molded SOJ (Pb-Free) |  |
|  | CY7C1041DV33-12ZSXE | $51-85087$ | $44-$ pin TSOP II (Pb-Free) |  |

Please contact your local Cypress sales representative for availability of these parts

## Package Diagrams

Figure 1. 48-Ball VFBGA ( $6 \times 8 \times 1 \mathrm{~mm}$ ) (51-85150)


## Package Diagrams(continued)

Figure 2. 44-lead (400-mil) Molded SOJ (51-85082)


## Package Diagrams(continued)

Figure 3. 44-pin TSOP II (51-85087)


All products and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

## Document Title: CY7C1041DV33 4-Mbit (256K x 16) Static RAM <br> Document Number: 38-05473

| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 201560 | See ECN | SWI | Advance Data sheet for C9 IPP |
| *A | 233729 | See ECN | RKF | 1.AC, DC parameters are modified as per EROS(Spec \# 01-2165) 2.Pb-free offering in the 'Ordering information' |
| *B | 351117 | See ECN | PCI | Changed from Advance to Preliminary <br> Removed 15 and 20 ns Speed bin <br> Corrected DC voltage (min) value in maximum ratings section from - 0.5 to - 0.3V <br> Redefined I ${ }_{\text {CC }}$ values for Com'I and Ind'I temperature ranges <br> ICC (Com'l): Changed from 100, 80 and 67 mA to 90,80 and 75 mA for 8,10 <br> and 12ns speed bins respectively <br> $\mathrm{I}_{\mathrm{CC}}$ (Ind'I): Changed from 80 and 67 mA to 90 and 85 mA for 10 and 12ns speed bins respectively <br> Added Static Discharge Voltage and latch-up current spec <br> Added $\mathrm{V}_{\mathrm{IH}(\max )}$ spec in Note\# 2 <br> Changed Note\# 4 on AC Test Loads <br> Changed reference voltage level for measurement of Hi-Z parameters from $\pm 500 \mathrm{mV}$ to $\pm 200 \mathrm{mV}$ <br> Added Data Retention Characteristics/Waveform and footnote \# 11, 12 <br> Added Write Cycle ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) Timing Diagram <br> Changed Package Diagram name from 44-pin TSOP II Z44 to 44-pin TSOP <br> II ZS44 and from 44-lead (400-mil) Molded SOJ V34 to 44-lead (400-mil) <br> Molded SOJ V44 <br> Changed part names from Z to ZS in the Ordering Information Table <br> Added 8 ns Product Information <br> Added Lead-Free Ordering Information <br> Shaded Ordering Information Table |
| *C | 446328 | See ECN | NXR | Converted from Preliminary to Final <br> Removed -8 speed bin <br> Removed Commercial Operating Range product information <br> Included Automotive Operating Range product information <br> Updated Thermal Resistance table <br> Updated footnote \#8 on High-Z parameter measurement <br> Updated the ordering information and replaced Package Name column with <br> Package Diagram in the Ordering Information Table |
| *D | 480177 | See ECN | VKN | Added -10BVI product ordering code in the Ordering Information table |


[^0]:    Notes
    4. Tested initially and after any design or process changes that may affect these parameters.
    5. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).

